"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



The cycle-to-cycle jitter for a divided output clock is the same percentage of the divided clock period as that for an undivided clock in the worst case of low-frequency supply/substrate noise. However, the cycle-to-cycle jitter for any divided clock expressed in units of time cannot exceed twice the long-term jitter by their definitions.


23 Jun 25 True Circuits Announces New and Improved Low-jitter Digital Ultra+ PLL that Offers Exceptional Performance, Features and Ease of Use

19 Jun 25 True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
Will also showcase other high-performance PLL, DLL and DDR PHY IP and powerful JSPICETM Design Environment (JDETM)

24 Jun 24 True Circuits Introduces the JSPICETM Design Environment (JDETM) at the Design Automation Conference

06 Jul 23 True Circuits Attends 60th Design Automation Conference and Celebrates 25 Years of Timing Excellence!

Copyright © 2002-2025 True Circuits, Inc. All Rights Reserved